

Reg. No: 

--	--	--	--	--	--	--	--	--

**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR**  
(AUTONOMOUS)**B.Tech III Year I Semester Supplementary Examinations August-2022****SWITCHING THEORY AND LOGIC DESIGN**

(Electrical and Electronics Engineering)

Time: 3 hours

Max. Marks: 60

(Answer all Five Units 5 x 12 = 60 Marks)

**UNIT-I**

- 1 a Simplify the following Boolean expression: L4 6M  
(a)  $F = (A+B)(A'+C)(B+C)$ .
- b (b)  $F = A+B+C'+D(E+F)$ . L4 6M

**OR**

- 2 a Convert the following to binary and then to gray code. L2 6M  
(i) (1111)<sub>16</sub> (ii) (BC54)<sub>16</sub> (iii) (237)<sub>8</sub> (iv) (164)<sub>10</sub> (v) (323)<sub>8</sub>
- b Perform the following using BCD arithmetic L2 6M  
(i) (79)<sub>10</sub> + (177)<sub>10</sub> (ii) (481)<sub>10</sub> + (178)<sub>10</sub>

**UNIT-II**

- 3 a Minimize the following Boolean function using K-Map L4 6M  
 $F(A, B, C, D) = \sum m(0, 2, 4, 6, 8, 10, 12, 14)$ .
- b Realize it using NAND Gates. L4 6M

**OR**

- 4 Simplify the following Boolean function using Tabulation method L4 12M  
 $Y(A, B, C, D) = \sum (1, 3, 5, 8, 9, 11, 15)$

**UNIT-III**

- 5 a Design & implement Full Adder with truth table. L6 6M  
b Design & implement Full Subtractor with truth table. L6 6M

**OR**

- 6 Implement 4-bit Magnitude Comparator and write down its design procedure. L6 12M

**UNIT-IV**

- 7 a Draw the logic symbol, characteristics table and derive characteristics equation L4 6M  
of JK flip flop.
- b Design T Flip Flop by using JK Flip Flop and draw the timing diagram. L6 6M

**OR**

- 8 Implement 6-bit ring counter using suitable shift register. Briefly describe its operation. L6 12M

**UNIT-V**

- 9 Implement the following Boolean function using PLA L6 12M  
(i)  $F(w, x, y, z) = \sum m(0, 1, 3, 5, 9, 13)$  (ii)  $F(w, x, y, z) = \sum m(0, 2, 4, 5, 7, 9, 11, 15)$

**OR**

- 10 Discuss Mealy & Moore Machine models of sequential machines. L3 12M

\*\*\* END \*\*\*